Skip to content

riscv: add misa write side - #414

Open
JurajSadel wants to merge 1 commit into
rust-embedded:masterfrom
JurajSadel:upstream/misa-write
Open

riscv: add misa write side#414
JurajSadel wants to merge 1 commit into
rust-embedded:masterfrom
JurajSadel:upstream/misa-write

Conversation

@JurajSadel

Copy link
Copy Markdown
Contributor

No description provided.

@JurajSadel
JurajSadel requested a review from a team as a code owner August 7, 2026 12:37
// `misa` is WARL: a hart may ignore the write entirely, and disabling an
// extension while its state is live is up to the caller. Reading the register
// back is the only way to learn what took effect.
write_csr_as!(Misa, 0x301);

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Instead of this, would it be possible to use the read_write_csr! macro?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants