Skip to content

docs: add ExternalSystemVerilogModule example to user guide #568 - #703

Open
AzazelSensei wants to merge 1 commit into
intel:mainfrom
AzazelSensei:docs-external-module-example-568
Open

docs: add ExternalSystemVerilogModule example to user guide #568#703
AzazelSensei wants to merge 1 commit into
intel:mainfrom
AzazelSensei:docs-external-module-example-568

Conversation

@AzazelSensei

Copy link
Copy Markdown

Description & Motivation

The external modules user guide page had no example. I added a small wrapper around an existing SystemVerilog module, the generated instantiation, and notes on definitionName, parameters, and ports.

Related Issue(s)

Fixes #568

Testing

Docs-only. The Dart snippet matches the existing test/external_test.dart wrapper (MyExternalModule / TopModule) and the generated instantiation that test already checks.

Backwards-compatibility

No code change.

Documentation

This PR is the documentation update (doc/user_guide/_docs/A17-external-modules.md).

Add a wrapper example, generated instantiation, and notes on
definitionName, parameters, and ports. Relates to intel#568.
@mkorbel1

mkorbel1 commented Sep 3, 2026

Copy link
Copy Markdown
Contributor

Thank you for your contribution! Will review as soon as I have a moment.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Add an example of ExternalSystemVerilogModule to the user guide

2 participants